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Abstract
In order to fully exploit the physics potential of the future high energy e+e− linear
collider, a Vertex Tracker able to provide particle track extrapolation with very high
resolution is needed. Hybrid Si pixel sensors are an attractive technology due to their
fast read-out capabilities and radiation hardness. A novel pixel detector layout with
interleaved cells has been developed to improve the single point resolution. Results of
the characterisation of the first processed prototypes by electrostatic measurements
and charge collection studies are discussed.
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1 Introduction
The physics programme at future high energy linear colliders, designed to
deliver e+e− collisions at centre-of mass energies
√
s = 0.3 - 3 TeV with lumi-
nosities in excess to 1034 cm−2 s−1, largely relies on the ability to identify the
flavour of final state fermions with high efficiency and purity (1). This task
must be accomplished in a challenging environment due to the large track
density from highly collimated hadronic jets and the accelerator induced back-
grounds. The estimated track density, ≥ 1 hit mm−2, requires the adoption
of pixel detector technology. The target performance for the resolution on the
track impact parameter, defined as the distance of closest approach to the
e+e− collision point, has been obtained from detailed studies of jet tagging
performances in a variety of physics reactions. These results indicate that a
resolution of 5 µm ⊕ 15 µm / pt (GeV/c), or better, has to be achieved. Several
conceptual designs have been proposed so far, relying on three alternative sen-
sor technologies: Charge Coupled Devices (CCD) (2), Hybrid Pixels (3) and
Monolithic CMOS sensors (4). This paper summarises recent results on the
development of hybrid pixel sensors for the future linear collider applications.
2 Hybrid Pixel Sensor Design
Hybrid pixel sensors, pioneered in fixed target and LEP experiments and fur-
ther developed for their application in the LHC Vertex Detectors, have several
features of interest for application in the linear collider Vertex Tracker. Fast
time-stamping capabilities and sparse data scan read-out allow to minimise
the effect of beam backgrounds, while their radiation hardness ensures a signif-
icant safety margin compared to the anticipated neutron fluence in the linear
collider interaction region. At present, their main limitation comes from the
achievable single point resolution. A resolution < 10 µm, required to match
the needed impact parameter accuracy, can be obtained by sampling the diffu-
sion of the carriers generated along the particle path and adopting an analog
read-out to interpolate the signals of neighbouring cells. Since the charge dif-
fusion r.m.s. in 300 µm thick silicon is ≃ 8 µm, its efficient sampling requires
a pixel pitch below 50 µm. As the most advanced read-out electronics have a
cell dimension of 50 × 300 µm2, this represents the present limit to the pixel
pitch. Future developments in deep sub-micron VLSI (5) may help overcoming
this limit. However it is interesting to independently explore sensor designs
improving the pixel sensor performances in terms of single point resolution.
The proposed pixel detector design exploits a layout, already successfully
adopted in Silicon microstrip detectors, where only one-out-of-n implants is
read-out. In such a configuration, charge carriers generated underneath one of
the interleaved pixel cells induce a signal on the capacitively coupled read-out
pixels. The ratio of the signal amplitudes at the left- and right-hand side of
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the read-out pixels is proportional to the distance of the position of crossing of
the particle from the read-out node. In this design the sampling of the charge
carrier distribution is achieved by the implant pitch and the analog cell size
has to fit the wider read-out pitch. The ratio between the inter-pixel, Cip, and
the pixel-to-backplane, Cbp, capacitances defines the signal amplitude reduc-
tion by charge loss to the backplane. This signal reduction and the two track
separation performances limit the number n of interleaved pixels.
3 Hybrid Pixel Sensor Tests
Prototypes of detectors with interleaved pixels have been designed and manu-
factured (6). Thirty-six test structures have been fit on a 4
′′
wafer, consisting
of detectors with 0 to 3 interleaved pixels defining a VLSI cell size of either
200 × 200 µm2 or 300 × 300 µm2. The structures have been characterised by
electrostatic tests. About half of the tested structures exhibit a leakage current
of 10 nA/cm2, or less, at full depletion and a breakdown point well beyond
the full depletion voltage. The inter-pixel and backplane capacitances, crucial
to determine the feasibility of the proposed sensor layout, have been directly
measured on different structures and the results compared to a numerical esti-
mate obtained by solving the Laplace equation inside a 5×5 pixel matrix with
a finite element analysis package (7). The results have been found to be in
fairly good agreement. The computed values for the single pixel capacitance
are summarised in Table 1.
Table 1
Computed Cip and Cbp values for different detector structures.
Det 1 Det 2 Det 3 Det 4
Implant width (µm) 100 60 50 34
Implant pitch (µm) 150 100 75 50
Cip total (fF ) 22.3±1.1 12.7±0.6 11.8±0.6 8.6±0.4
Cip to nearest (fF ) 3.7±0.2 1.9±0.1 1.8±0.1 1.3±0.1
Cbp (fF ) 7.3±1.1 3.2±0.7 1.9±0.7 0.8±0.2
From these values, the charge loss to backplane has been estimated to be
≃ 50% for the geometries adopted in the present test structures, thus allowing
an effective signal interpolation.
The charge collection properties of the test sensors have been directly studied
by shining an infrared diode spot on the backplane of a structure with 60 µm
implant width, 100 µm implant pitch and 200 µm read-out pitch. At the
diode wavelength of λ = 880 nm, the penetration depth in the silicon substrate
corresponds to 10 µm. The IR light has been focused to a spot size of ≃ 80 µm
and its position parallel to the detector plane controlled by a 2-D stage allowing
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to scan the pixel array with micro-metric accuracy parallel and orthogonal to
the pixel rows. A matrix of 4× 7 read-out pixels has been wire-bonded to a VA-
1 chip. For each spot position, 1000 events have been recorded. The common
mode, pedestal and noise calculation has been initialised for the first 300
events. In the subsequent events light was injected every 10 events, allowing
for continuous pedestal tracking. Because of the limited data volume, no on-
line suppression has been applied and the data reduction and cluster search
has been performed off-line. Results have been averaged over the 70 recorded
light pulses. Figure 1 shows the recorded pulse height as a function of the scan
position. The charge loss has been measured by comparing the cluster pulse
height for the laser spot positioned on either an interleaved or a readout pixel.
The results are shown in Figure 1, where pulse heights are normalised to their
maximum value. The observed charge loss does not exceed 50 %, in agreement
with the expectations from the capacitance measurements.
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Fig. 1. The cluster pulse height, in units of the largest measured value, (lower plot)
and the charge sharing among neighbouring read-out pixels, η = PHi
PHtot
, (upper plot)
measured during the detector scan.
The charge sharing can be characterised by the shape of the η distribution de-
fined as η = PHi
PHtot
, where PHi is the pulse height recorded on the i
th read-out
pixel in the cluster and PHtot the total cluster pulse height. The measured
curve, shown in Figure 1, exhibits the expected correlation between the dis-
tance of the point of charge creation from the leftmost strip and the η response,
where η = 1 corresponds to the particle hitting the ith pixel and η = 0.5 to
the particle traversing the sensitive volume half-way between the ith and the
(i+1)th read-out pixel. The observed functional dependence can be interpreted
as the superposition of the effects of the charge diffusion and the capacitive
charge sharing.
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4 Conclusions
Prototype pixel detectors with interleaved pixel cells, aimed at improving their
single point resolution to match the requirements for applications at the future
linear collider, have been designed and manufactured. The results of their elec-
trostatic characterisation and the preliminary charge collection studies have
confirmed the validity of this detector concept.
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